System Reduction for Nanoscale IC Design (Mathematics in Industry, Band 20) - Taschenbuch

Buch in der Datenbank seit 2018-09-08T14:30:50+02:00 (Vienna)
Detailseite zuletzt geändert am 2023-02-10T14:29:40+01:00 (Vienna)
ISBN/EAN: 3319791540

ISBN - alternative Schreibweisen:
3-319-79154-0, 978-3-319-79154-8
Alternative Schreibweisen und verwandte Suchbegriffe:
Titel des Buches: industry for design

Daten vom Verlag:

Autor/in: Peter Benner
Titel: Mathematics in Industry; System Reduction for Nanoscale IC Design
Verlag: Springer; Springer International Publishing
197 Seiten
Erscheinungsjahr: 2018-05-12
Cham; CH
Gedruckt / Hergestellt in Niederlande.
Gewicht: 3,285 kg
Sprache: Englisch
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
POD
XI, 197 p. 73 illus., 39 illus. in color.

BC; Computational Science and Engineering; Hardcover, Softcover / Informatik, EDV/Allgemeines, Lexika; Numerische Mathematik; Verstehen; Informatik; circuit simulation; computational nanoelectronics; device simulation; model order reduction; nanoelectronics; Mathematical Modeling and Industrial Mathematics; Electronics and Microelectronics, Instrumentation; Computer-Aided Engineering (CAD, CAE) and Design; Algorithms; Mathematical and Computational Engineering; Computational Science and Engineering; Mathematical Modeling and Industrial Mathematics; Electronics and Microelectronics, Instrumentation; Computer-Aided Engineering (CAD, CAE) and Design; Algorithms; Mathematical and Computational Engineering Applications; Mathematische Modellierung; Mathematik für Ingenieure; Elektronik; Computer-Aided Design (CAD); Algorithmen und Datenstrukturen; BB

This book describes the computational challenges posed by the progression toward nanoscale electronic devices and increasingly short design cycles in the microelectronics industry, and proposes methods of model reduction which facilitate circuit and device simulation for specific tasks in the design cycle.

The goal is to develop and compare methods for system reduction in the design of high dimensional nanoelectronic ICs, and to test these methods in the practice of semiconductor development. Six chapters describe the challenges for numerical simulation of nanoelectronic circuits and suggest model reduction methods for constituting equations. These include linear and nonlinear differential equations tailored to circuit equations and drift diffusion equations for semiconductor devices. The performance of these methods is illustrated with numerical experiments using real-world data. Readers will benefit from an up-to-date overview of the latest model reduction methods in computational nanoelectronics.

Preface.- 1 Model order reduction of integrated circuits in electrical networks: Michael Hinze, Martin Kunkel, Ulrich Matthes, and Morten Vierling.- 2 Element-based model reduction in circuit simulation: Andreas Steinbrecher and Tatjana Stykel.- 3 Reduced Representation of Power Grid Models: Peter Benner and André Schneider.- 4 Coupling of numeric/symbolic reduction methods for generating parametrized models of nanoelectronic systems: Oliver Schmidt, Matthias Hauser, and Patrick Lang.- 5 Low-Rank Cholesky Factor Krylov Subspace Methods for Generalized Projected Lyapunov Equations: Matthias Bollhöfer and André K. Eppler.- Index.

Describes computational techniques for model reduction in nanoelectronics

Offers special model reduction methods for device simulation and for terminal reduction

Illustrates the performance of proposed methods, using real-world data